


METER-BUS TRANSCEIVER

Check for Samples: TSS721A

FEATURES

- Meter-Bus Transceiver (for Slave) Meets Standard EN1434-3
- Receiver Logic With Dynamic Level Recognition
- Adjustable Constant-Current Sink via Resistor
- Polarity Independent
- Power-Fail Function
- Module Supply Voltage Switch
- 3.3-V Constant Voltage Source
- Remote Powering
- Up to 9600 Baud in Half Duplex for UART Protocol
- Slave Power Support
 - Supply From Meter-Bus via Output VDD
 - Supply From Meter-Bus via Output VDD or From Backup Battery
 - Supply From Battery Meter-Bus Active for Data Transmission Only



DESCRIPTION

TSS721A is a single chip transceiver developed for Meter-Bus standard (EN1434-3) applications.

The TSS721A interface circuit adjusts the different potentials between a slave system and the Meter- Bus master. The connection to the bus is polarity independent and supports full galvanic slave isolation with optocouplers.

The circuit is supplied by the master via the bus. Therefore, this circuit offers no additional load for the slave battery. A power-fail function is integrated.

The receiver has dynamic level recognition, and the transmitter has a programmable current sink.

A 3.3-V voltage regulator, with power reserve for a delayed switch off at bus fault, is integrated.

Table 1. ORDERING INFORMATION (1)(2)

T _A	PACE	KAGE	ORDERABLE PART NUMBER		
0°C to 70°C	SOIC - D	Reel of 2500	TSS721ADR		

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTIONAL DESCRIPTION




Figure 1. Functional Schematic

Table 2. Terminal Functions

TERMIN	NAL	DECORIDATION
NAME	NO.	DESCRIPTION
BUSL2	1	Meter-Bus
VB	2	Differential bus voltage after rectifier
STC	3	Support capacitor
RIDD	4	Current adjustment input
PF	5	Power fail output
SC	6	Sampling capacitor
TXI	7	Data output inverted
TX	8	Data output
BAT	9	Logic level adjust
VS	10	Switch for bus or battery supply output
VDD	11	Voltage regulator output
RX	12	Data input
RXI	13	Data input inverted
RIS	14	Adjust input for modulation current
GND	15	Ground
BUSL1	16	Meter-Bus



Data Transmission, Master to Slave

The mark level on the bus lines V_{BUS} = MARK is defined by the difference of BUSL1 and BUSL2 at the slave. It is dependent on the distance of Master to Slave, which affects the voltage drop on the wire. To make the receiver independent, a dynamic reference level on the SC pin is used for the voltage comparator TC3 (see Figure 2).




Figure 2. Data Transmission, Master to Slave

A capacitor C_{SC} at pin SC is charged by a current $I_{SCcharge}$ and is discharged with a current $I_{SCdischarge}$ where:

$$I_{\text{SCdisharge}} = \frac{I_{\text{SCcharge}}}{40 \text{ (typ)}} \tag{1}$$

This ratio is necessary to run any kind of UART protocol independent of the data contents. (for example, if an 11-bit UART protocol is transmitted with all data bits at 0 and only the stop bit at 1). There must be sufficient time to recharge the capacitor C_{SC} . The input level detector TC3 detects voltage modulations from the master, $V_{BUS} = SPACE/MARK$ conditions, and switches the inverted output TXI and the non-inverted output TX.

Copyright © 1999–2010, Texas Instruments Incorporated



Data Transmission, Slave to Master

The device uses current modulation to transmit information from the slave to the master while the bus voltage remains constant. The current source CS3 modulates the bus current and the master detects the modulation. The constant current source CS3 is controlled by the inverted input RXI or the non-inverted input RX. The current source CS3 can be programmed by an external resistor R_{RIS} . The modulation supply current I_{MS} flows in addition to the current source CS3 during the modulation time.




Figure 3. Data Transmission, Slave to Master

Because the TSS721A is configured for half-duplex only, the current modulation from RX or RXI is repeated concurrently as ECHO on the outputs TX and TXI. If the slave, as well as the master, is trying to send information via the lines, the added signals appear on the outputs TX and TXI, which indicates the data collision to the slave (see Figure 1).

The bus topology requires a constant current consumption by each connected slave.

To calculate the value of the programming resistor R_{RIS}, use the formula shown in Figure 4.




Figure 4. Calculate Programming Resistor R_{RIS}



Slave Supply, 3.3 V

The TSS721A has an internal 3.3-V voltage regulator. The output power of this voltage regulator is supplied by the storage capacitor C_{STC} at pin STC. The storage capacitor C_{STC} at pin STC is charged with constant current I_{STC_use} from the current source CS1. The maximum capacitor voltage is limited to REF1. The charge current I_{STC} has to be defined by an external resistor at pin RIDD.

The adjustment resistor R_{RIDD} can be calculated using Equation 2.

$$R_{RID} = 25 \frac{V_{RIDD}}{I_{STC}} = 25 \frac{V_{RIDD}}{I_{STC_use} + I_{IC1}}$$
(2)

Where,

I_{STC} = current from current source CS1

I_{STC use} = charge current for support capacitor

I_{CI} = internal current

 V_{RIDD} = voltage on pin RIDD

R_{RIDD} = value of adjustment resistor

The voltage level of the storage capacitor C_{STC} is monitored with comparator TC1. Once the voltage V_{STC} reaches V_{VDD_on} , the switch S_{VDD} connects the stabilized voltage V_{VDD} to pin VDD. VDD is turned off if the voltage V_{STC} drops below the V_{VDD_off} level.

Voltage variations on the capacitor C_{STC} create bus current changes (see Figure 5).




Figure 5. Single Mode Bus Load

At a bus fault the shut down time of VDD (t_{off}) in which data storage can be performed depends on the system current I_{VDD} and the value of capacitor C_{STC} . See Figure 6, which shows a correlation between the shutdown of the bus voltage V_{BUS} and V_{DD} off and t_{off} for dimensioning the capacitor.

The output VS is meant for slave systems that are driven by the bus energy, as well as from a battery should the bus line voltage fail. The switching of VS is synchronized with VDD and is controlled by the comparator TC1. An external transistor at the output VS allows switching from the Meter-Bus remote supply to battery.

Copyright © 1999–2010, Texas Instruments Incorporated



Power On/Off




Figure 6. Power On/Off Timing

Power Fail Function

Because of the rectifier bridge BR at the input, BUSL1, and BUSL2, the TSS721A is polarity independent. The pin VB to ground (GND) delivers the bus voltage V_{VB} less the voltage drop over the rectifier BR. The voltage comparator TC2 monitors the bus voltage. If the voltage $V_{VB} > V_{STC} + 0.6 \text{ V}$, then the output PF = 1. The output level PF = 0 (power fail) provides a warning of a critical voltage drop to the microcontroller to save the data immediately.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

V_{MB}	Voltage, BUSL1 to BUSL2	,	±50 V
.,	land to alta and annual	RX and RXI	−0.3 V to 5.5 V
VI	Input voltage range	BAT	−0.3 V to 5.5 V
T_{J}	Operating junction temperature range	−25°C to 150°C	
T _A	Operating free-air temperature range	−25°C to 85°C	
T _{STG}	Storage temperature range	−65°C to 150°C	
	Power derating factor, junction to ambient	8 mW/°C	

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT	
.,	Pugueltaga IDUCI 2 DUCI 41	Receiver	10.8	42	V	
V_{MB}	Bus voltage, BUSL2 – BUSL1	Transmitter	12	42	V	
.,	lancia coltana	VB (receive mode)				
VI	Input voltage	BAT ⁽²⁾	2.5	3.8	V	
R _{RIDD} RIDD resistor				80	kΩ	
R _{RIS}	RIS resistor		100		Ω	
T _A	Operating free-air temperature		-25	85	°C	

⁽¹⁾ All voltage values are measured with respect to the GND terminal unless otherwise noted.

ELECTRICAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT	
ΔV_{BR}	Voltage drop at rectifier BR	$I_{BUS} = 3 \text{ mA}$			1.5	٧	
ΔV _{CS1}	Voltage drop at current source CS1	$R_{RIDD} = 13 \text{ k}\Omega$			1.8	V	
1	PHO sussessi		$R_{RIDD} = 13 \text{ k}\Omega$		3	m Λ	
I _{BUS}	BUS current	$I_{MC} = 0 \text{ mA}$	$R_{RIDD} = 30 \text{ k}\Omega$		1.5	mA	
ΔI_{BUS}	BUS current accuracy	$\Delta V_{BUS} = 10 \text{ V}, \text{ I}$	$_{MC}$ = 0 mA, R_{RIDD} = 13 k Ω to 30 k Ω		2	%	
I _{CC}	Supply current	$V_{STC} = 6.5 \text{ V}, I_{N}$	$_{MC}$ = 0 mA, V_{BAT} = 3.8 V, R_{RIDD} = 13 $k\Omega^{(2)}$		650	μΑ	
I _{Cl1}	CI1 current	$V_{STC} = 6.5 \text{ V}, I_{N}$ $V_{BUS} = 6.5 \text{ V}, R$	$_{MC}$ = 0 mA, V_{BAT} = 3.8 V, R_{RIDD} = 13 k Ω , X/RXI = off $^{(2)}$		350	μΑ	
I _{BAT}	BAT current			-0.5	0.5	μA	
I _{BAT} + I _{VDD}	BAT plus VDD current	$V_{BUS} = 0 \text{ V}, V_{ST}$	_{TC} = 0 V	-0.5	0.5	μA	
V _{VDD}	VDD voltage	-I _{VDD} = 1 mA, \	/ _{STC} = 6.5 V	3.1	3.4	V	
R _{VDD}	VDD resistance	$-I_{VDD} = 2 \text{ to } 8 \text{ n}$	nA, V _{STC} = 4.5 V		5	Ω	
		$V_{DD} = on, VS =$	on	5.6	6.4		
V_{STC}	STC voltage	V _{DD} = off, VS =	off	3.8	4.3	V	
		I _{VDD} < I _{STC_use}		6.5 7.		5	
	CTC assessed		$R_{RIDD} = 30 \text{ k}\Omega$	0.65	1.1	1 .	
I _{STC_use}	STC current	$V_{STC} = 5 V$	$R_{RIDD} = 13 \text{ k}\Omega$	1.85	2.4	mA	
V_{RIDD}	RIDD voltage	$R_{RIDD} = 30 \text{ k}\Omega$		1.23	1.33	V	
V _{VS}	VS voltage	V_{DD} = on, I_{VS} = -5 μ A		V _{STC} - 0.4	V _{STC}	V	
R _{VS}	VS resistance	$V_{DD} = off$			1	МΩ	
			$V_{VB} = V_{STC} + 0.8 \text{ V}, I_{PF} = -100 \mu\text{A}$	V _{BAT} – 0.6	V_{BAT}		
V_{PF}	PF voltage	$V_{STC} = 6.5 V$	$V_{VB} = V_{STC} + 0.3 \text{ V}, I_{PF} = 1 \mu\text{A}$	0	0.6	V	
			$V_{VB} = V_{STC} + 0.3 \text{ V}, I_{PF} = 5 \mu\text{A}$	0	0.9		

⁽¹⁾ All voltage values are measured with respect to the GND terminal, unless otherwise noted.

Product Folder Link(s): TSS721A

⁽²⁾ $V_{BAT}(max) \le V_{STC} - 1 V$

⁽²⁾ Inputs RX/RXI and outputs TX/TXI are open, $I_{CC} = I_{Cl1} + I_{Cl2}$



ELECTRICAL CHARACTERISTICS(1) (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{on}	Turn-on time	C_{STC} = 50 µF, Bus voltage slew rate: 1 V/µs			3	S

RECEIVER SECTION ELECTRICAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _T		See Figure 2	MARK - 8.2	MARK – 5.7	V
V _{SC}	SC voltage			V_{VB}	V
I _{SCcharge}	SC charge current	$V_{SC} = 24 \text{ V}, V_{VB} = 36 \text{ V}$	-15	-40	μA
I _{SCdischarge}	SC discharge current	V _{SC} = V _{VB} = 24 V	0.3	−0.033 × I _{SCcharge}	μA
V _{OH}	High-level output voltage (TX, TXI)	$I_{TX}/I_{TXI} = -100 \mu A$ (see Figure 2)	V _{BAT} – 0.6	V_{BAT}	V
V	Low-level output voltage	$I_{TX}/I_{TXI} = 100 \mu A$	0	0.5	\/
V_{OL}	(TX, TXI)	$I_{TX} = 1.1 \text{ mA}$	0	1.5	V
I _{TX} I _{TXI}	TX, TXI current	$V_{TX} = 7.5$, $V_{VB} = 12$ V, $V_{STC} = 6$ V, $V_{BAT} = 3.8$ V		10	μA

⁽¹⁾ All voltage values are measured with respect to the GND terminal, unless otherwise noted.

TRANSMITTER SECTION ELECTRICAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
I_{MC}	MC voltage	$R_{RIS} = 100 \Omega$	11.5	19.5	mA	
\/	RIS voltage	$R_{RIS} = 100 \Omega$	1.4	1.7	V	
V_{RIS}	KIS Voltage	$R_{RIS} = 1000 \Omega$	1.5	1.8		
V_{IH}	High-level input voltage (RX, RXI)	See Figure 3, see (2)	V _{BAT} – 0.8	5.5	٧	
V_{IL}	Low-level input voltage (RX, RXI)	See Figure 3	0	0.8	V	
	RX current	$V_{RX} = V_{BAT} = 3 \text{ V}, V_{VB} = V_{STC} = 0 \text{ V}$	-0.5	0.5		
I _{RX} RX	RX current	$V_{RX} = 0 \text{ V}, V_{BAT} = 3 \text{ V}, V_{STC} = 6.5 \text{ V}$	-10	-40	μA	
	DVI current	$V_{RXI} = V_{BAT} = 3 \text{ V}, V_{VB} = V_{STC} = 0 \text{ V}$	10	40		
I _{RXI}	RXI current	$V_{RXI} = V_{BAT} = 3 \text{ V}, V_{STC} = 6.5 \text{ V}$	10	40	μA	

⁽¹⁾ All voltage values are measured with respect to the GND terminal, unless otherwise noted.

⁽²⁾ $V_{IH}(max) = 5.5 \text{ V}$ is valid only when $V_{STC} > = 6.5 \text{ V}$.




APPLICATION INFORMATION



NOTE: Transistor T1 should be a BSS84.

Figure 7. Basic Application Circuit Using Support Capacitor $C_{STC} > 50 \mu F$



 $\mathbf{R}_{\text{\tiny RIDD}}$ - slave-current adjustment resistor $\mathbf{R}_{\text{\tiny RIS}}$ - modulation-current resistor

RL1,RL2 - protection resistors

 \textbf{C}_{ssc} - system stabilising capacitor C_{src} - support capacitor C_{sc} - sampling capacitor


C_{VDD} - stabilising capacitor (100 nF)

 R_{load} - discharge resistor (100 k Ω recommended) C_{STC}:C_{VDD} >= 4:1

Figure 8. Basic Application Circuit for Supply From Battery

Product Folder Link(s): TSS721A





NOTE: R_{DSon} of the transistor T1 (BSS84) at low battery voltage must be considered during application design.

Figure 9. Basic Applications for Different Supply Modes




Figure 10. Basic Optocoupler Application



PACKAGE OPTION ADDENDUM

18-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSS721AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TSS721A	Samples
TSS721ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TSS721A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

18-Dec-2015

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity