Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

Rev. 1 — 17 December 2024

Product data sheet

1. General description

The NEH7100 is a high-performance power management IC (PMIC) for energy harvesting solutions in low-power applications. It has a rich set of auxiliary features, such as storage element protection, USB charging and LDO / load switch.

The NEH7100 is optimized to harvest energy from light sources (from a wide range of indoor and outdoor PV cells). Other energy sources can also be used, such as kinetic (movement, vibrations), thermal variation and electromagnetic, but might need external auxiliary components. The NEH7100 gathers energy from a suitable harvester to charge a storage element, such as a rechargeable battery or a supercapacitor.

Nexperia's advanced maximum power point tracking (MPPT) uses an embedded hill-climbing algorithm to deliver maximum power to the storage element. The MPPT is compatible with any suitable harvester, and optimizes efficiency as frequent as every 0.5 seconds for excellent performance in rapidly changing harvesting conditions.

The NEH7100 is available in 28-lead, 4 mm x 4 mm HVQFN28 package.

2. Features and benefits

- Harvesting power range: 15 μW to 50 mW
- Ultra-fast MPPT interval
- Battery protection features:
 - Over-voltage protection (OVP)
 - Low-voltage detection (LVD)
 - Over-current protection (OCP)
- USB charging up to 200 mA
- · LDO with configurable output voltage
- Configurable via hard-coding or I²C
- · Coldstart, supporting "battery-less" design
- · Small BOM with no inductor required
- Suitable for batteries, supercapacitors and hybrid capacitors

3. Applications

- Smart remote controls: TV, gaming, AV control, key-fob
- Wireless PC devices: keyboard, mouse, headphones
- Industrial sensors: electronic shelf labels, asset trackers and beacons
- · Tire pressure sensors
- Wearable devices: watch, body band and health devices




Fig. 1. NEH7100 typical solar energy harvesting system



Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C


4. Ordering information

Table 1. Ordering information

| Type number | Package | | | | |
|-------------|-------------------|---------|---|-----------|--|
| | Temperature range | Name | Description | Version | |
| NEH7100BU | -40 °C to 85 °C | HVQFN28 | plastic, leadless thermal enhanced very thin quad flat package; 28 terminals;0.4 mm pitch; 4 mm x 4 mm x 0.85 mm body | SOT8080-1 | |

5. Pinning information

5.1. Pinning configuration



Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

5.2. Pinning description

Table 2. Pinning description

| Pin | Symbol | Description |
|-----|----------|--|
| 1 | CFLY3B | flying-capacitor terminal B, 3rd stage |
| 2 | CFLY3A | flying-capacitor terminal A, 3rd stage |
| 3 | CDC | boost converter filter capacitor |
| 4 | GND | ground |
| 5 | CFLY4B | flying-capacitor terminal B, 4th stage |
| 6 | CFLY4A | flying-capacitor terminal A, 4th stage |
| 7 | CMPPT | filter capacitor for MPPT |
| 8 | TESTMODE | reserved; should be left floating |
| 9 | VBATOK | indicates if battery voltage is above configured LVD level |
| 10 | DISABLE | active high. Disable mode sets the device in low-power consumption. Connect to GND to enable, connect to V_{BAT} to disable. |
| 11 | USB | USB 5V input for charging storage element connected to V _{BAT} . |
| 12 | LDOEN | LDO enable, active high. Connect to V_{BAT} level to enable. Connect to GND to disable |
| 13 | VLDO | LDO output. LDO input is internally connected to VBAT. Connect to application load. |
| 14 | VBAT | output of the energy harvester and power supply for PMIC. Connect storage element to this pin. |
| 15 | SDA | I ² C serial data input / output |
| 16 | SCL | I ² C serial clock input |
| 17 | HC4 | hard-code bit [4]. Connect to GND for a logic low, to CSTORE for a logic high |
| 18 | HC3 | hard-code bit [3]. Connect to GND for a logic low, to CSTORE for a logic high |
| 19 | HC2 | hard-code bit [2]. Connect to GND for a logic low, to CSTORE for a logic high |
| 20 | HC1 | hard-code bit [1]. Connect to GND for a logic low, to CSTORE for a logic high |
| 21 | HC0 | hard-code bit [0]. Connect to GND for a logic low, to CSTORE for a logic high |
| 22 | CSTORE | internal supply pin |
| 23 | TESTMODE | reserved; should be left either floating or connected to GND |
| 24 | VIN | input for connecting a harvester |
| 25 | CFLY1B | flying-capacitor terminal B, 1st stage |
| 26 | CFLY1A | flying-capacitor terminal A, 1st stage |
| 27 | CFLY2B | flying-capacitor terminal B, 2nd stage |
| 28 | CFLY2A | flying-capacitor terminal A, 2nd stage |
| PAD | GND | ground pad, should be connected to ground plane with vias |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

6. Specifications

6.1. Absolute maximum ratings

Table 3. Absolute maximum ratings

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|---------------------|--|---|------|------|------|
| | power converter pins: CFLY1x, CFLY2x | | -0.3 | 2.0 | V |
| V _{PC} | power converter pins: CFLY3x, CFLY4x, CDC, CMPPT, CSTORE | | -0.3 | 5.5 | V |
| V _{CONFIG} | configuration pins: DISABLE, LDOEN, SDA, SCL, HCx | | -0.3 | 5.5 | V |
| V _{IN} | input pin: VIN | using bench power supply with low series resistance | -0.3 | 2.0 | V |
| | | using PV-cell or current-limited source | -0.3 | 5.5 | V |
| V_{POWER} | power pins: VBAT, USB | | -0.3 | 5.5 | V |
| I _{IN} | input current (VIN pin) | | - | 140 | mA |
| Tj | junction temperature | | -50 | +125 | °C |
| T _{stg} | storage temperature | | -65 | +150 | °C |

6.2. ESD ratings

Table 4. ESD ratings

| Table 4: Leb ratings | | | | |
|----------------------|-------------------------|-----------------------------|--------|------|
| Symbol | Parameter | Conditions | Value | Unit |
| V _{ESD} | electrostatic discharge | HBM: ANSI/ESDA/JEDEC JS-001 | ± 2000 | V |
| voltage | | CDM: ANSI/ESDA/JEDEC JS-002 | ± 500 | V |

6.3. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------|------------|-----|-----|-----|------|
| V_{BAT} | battery voltage | | 0 | - | 4.5 | V |
| T _{amb} | ambient temperature | | -40 | - | +85 | °C |

6.4. Thermal information

Table 6. Thermal characteristics

| Symbol | Parameter | SOT8080-1 | Unit |
|------------------|---|-----------|------|
| $R_{\theta(ja)}$ | junction-to-ambient thermal resistance | 57.8 | °C/W |
| $R_{\theta(jc)}$ | junction-to-case (top) thermal resistance | | °C/W |
| $\Psi_{(jt)}$ | junction-to-case (top) thermal characterization parameter | 25.1 | °C/W |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

6.5. Electrical characteristics

Table 7. Electrical characteristics

 V_{BAT} = 3.7 V. Typical values specified at T_{amb} = 25 °C, Min and Max values specified at T_{amb} = -40 °C to 85 °C. Voltages are referenced to GND (ground = 0 V). V_{MPP} represents the maximum power point voltage at VIN.

| Symbol | Parameter | Conditions | | Тур | Max | Unit |
|-------------------------|--|--|-----|------|-----|------|
| Supplies an | d start-up | | | | , | |
| | | To start device with input power on V_{IN} | 0 | | 4.5 | V |
| V_BAT | battery voltage | Minimum voltage to start device without input power on $V_{\rm IN}$ | - | 2.9 | 3.6 | V |
| | | Minimum voltage required to keep device running after start and without power on V _{IN} | - | 2 | - | V |
| I _{DISABLE} | disable mode current | V _{DISABLE} = V _{BAT} | - | 13 | 150 | nA |
| IQ | quiescent current (LDO disabled) | no input power, V _{IN} is floating; LDO disabled | - | 1.5 | 5 | μA |
| $I_{Q(LDO)}$ | quiescent current (LDO enabled) | no input power, V _{IN} is floating; LDO enabled | - | 2.1 | 6.5 | μA |
| t _{start} | start-up time | time from applying V_{BAT} to rising edge of VBATOK; No input power on $V_{\rm IN}$ | - | 720 | - | ms |
| Power conv | verter | | | | | |
| | | V _{MPP} = 2 V | - | 94 | - | % |
| n | nominal efficiency | V _{MMP} = 1 V | - | 90 | - | % |
| η | a. eee. | $V_{MPP} = 0.5 V$ | - | 85 | - | % |
| | | V _{MPP} = 0.25 V | - | 75 | - | % |
| | input power range, low end | efficiency = 70%; V _{MPP} = 2 V | - | 65 | - | μW |
| D | | efficiency = 60%; V _{MPP} = 1 V | - | 55 | - | μW |
| $P_{IN(low)}$ | | efficiency = 50%; V _{MPP} = 0.5 V | - | 45 | - | μW |
| | | efficiency = 40%; V _{MPP} = 0.25 V | - | 53 | - | μW |
| | | efficiency = 70%; V _{MPP} = 2 V | - | 69 | - | mW |
| $P_{IN(high)}$ | input power range, high end | efficiency = 60%; V _{MPP} = 1 V | - | 52 | - | mW |
| | input power range, night end | efficiency = 50%; V _{MPP} = 0.5 V | - | 23 | - | mW |
| | | efficiency = 40%; V _{MPP} = 0.25 V | - | 10 | - | mW |
| V _{IN(min)} | minimum input voltage | Main converter active, cold start inactive; efficiency ≥ 40%. I _{IN} = 1 mA | - | 0.23 | - | V |
| f _{CONV(low)} | frequency at low-end power | | - | 30 | - | kHz |
| f _{CONV(high)} | frequency at high-end power | | - | 1.1 | - | MHz |
| t _{MPPT} | MPPT interval | Set values (<u>Table 8</u>) | 0.5 | | 64 | sec |
| t _{MPPT(acc)} | MPPT interval inaccuracy | | - | 10 | - | % |
| Cold start | | | | | | |
| V _{IN(CS)} | minimum V _{IN} cold start voltage | P _{IN} > 12 μW | - | 270 | - | mV |
| P _{IN_CS(min)} | minimum cold start input power | V _{IN} = 270 mV | - | 12 | - | μW |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|--|--|-----|---------------|-----|------|
| Battery prote | ection | | | | | |
| V _{BAT_OVP} | over-voltage protection (OVP) | Set value (see <u>Table 17</u>) | 2.7 | - | 4.5 | V |
| V _{BAT_LVD} | low-voltage detection (LVD) | Set value (see <u>Table 18</u>) | 2.2 | - | 3.7 | V |
| V _{BAT(acc)} over-voltage protection (OVP) and low-voltage detection (LVD) threshold inaccuracy | | | - | -1 | - | % |
| $V_{LVD(hys)}$ | low-voltage detection (LVD) hysteresis | Voltage difference between LVD falling and rising threshold | - | 150 | - | mV |
| USB features | s | | | | | |
| USB_OVP | USB over-voltage | Set value (see <u>Table 17</u>) | 2.7 | - | 4.5 | V |
| USB_OCP | USB over-current | Set value (see <u>Table 13</u>) | 0.5 | - | 200 | mA |
| I _{BAT} | storage element charging current via USB | | - | 0.8 × setting | - | mA |
| V _{BAT(acc)} | storage element over-voltage inaccuracy via USB | 5 V on USB pin | - | -1 | - | % |
| I _{BAT(acc)} | storage element charging current inaccuracy | 5 V on USB pin; relative to 0.8 × setting | - | -6 | - | % |
| LDO features | s | | | | | |
| V_{LDO} | LDO voltage | Set value (see <u>Table 14</u>) | | - | 3.6 | V |
| $V_{\text{LDO(acc)}}$ | LDO voltage inaccuracy | I _{LDO} = 1 mA | - | -1 | - | % |
| I _{LDO(max)} | maximum LDO output current $V_{BAT} = VLDO_nom + 0.5 V;$ $V_{BAT(min)} = 2.5 V$ | | - | 200 | - | mA |
| $V_{LDO(drop)}$ | LDO dropout voltage | I _{LDO} = 200mA | - | - 130 - | | mV |
| t _{LDO_on} | LDO turn-on time | from LDO_EN rising edge until V_{LDO} = 95%; I_{LDO} = 200 mA; V_{LDO} = 3.6 V; V_{BAT} = 4 V | - | 0.5 | - | S |
| $\Delta V_{LDO(line)}$ | LDO line regulation | V_LDO inaccuracy over V_{BAT} range. I_{LDO} = 1 mA; 2.5 V < V_{BAT} < 4.5 V and V_{BAT} > V_{LDO} + 0.5 V | - | 0.2 | - | % |
| ΔI _{LDO(load)} LDO load regulation | | V_LDO inaccuracy over I_{LDO} range. I_{LDO} < 200 mA; V_{BAT} = $V_{LDO(nom)}$ + 0.5 V; $V_{BAT(min)}$ = 2.5 V | - | -1.5 | - | % |
| I ² C paramete | ers | | | | | |
| I ² C_addr | _addr I ² C address 3C | | 3C | | hex | |
| $V_{DD(I^2C)}$ | I ² C bus voltage | | 1.2 | - | 4.5 | V |
| V _{IL} | SDA/SCL input logic low level | | | - | 0.5 | V |
| V _{IH} | SDA/SCL input logic high level | | | - | - | V |
| V _{OL} | SDA output logic low level I _{SDA} = 3 mA | | - | - | 0.4 | V |
| f _{SCL} | SCL clock frequency | | - | - | 100 | kHz |
| t _{LOW} | low period of SCL clock | | 4.7 | - | - | μs |
| t _{HIGH} | high period of SCL clock | | 4.0 | - | - | μs |
| t _{HD} | data hold time | | 300 | - | - | ns |
| t _{SU} | data set-up time | | 250 | - | - | ns |


Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---|--|----------------------------|------------------------|-----|-----|------|
| Logic levels | | ' | ' | | | |
| V _{OL_BATOK(low)} | VBATOK output logic low level | I _{sink} = 1 mA | - | - | 0.2 | V |
| | | I _{source} = 1 mA | V _{BAT} - 0.4 | - | - | V |
| V _{IL_LDOEN(low)} | LDO enable pin (LDOEN) input logic low level | | - | - | 0.5 | V |
| V _{IH_LDOEN(high)} LDO enable pin (LDOEN) input logic high level | | | 1 | - | - | V |
| V _{IL_DIS(low)} | DISABLE input logic low level | | - | - | 0.4 | V |
| V _{IH_DIS(high)} | DISABLE input logic high level | | V _{BAT} - 0.4 | - | - | V |


Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

6.6. Typical characteristics

At recommended operating conditions; V_{BAT} = 3.7 V; typical values are at 25°C (unless otherwise noted). V_{MPP} represents the maximum power point voltage at VIN.



Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C



Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C




Fig. 15. LDO inaccuracy vs. I_{LDO} over LDO set voltages




Fig. 16. LDO inaccuracy vs. temperature over LDO set voltages




Fig. 17. LDO load transient vs. time

Load step from no load to 1 mA




Fig. 18. LDO dropout voltage vs. I_{LDO} over temperature

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C


7. Detailed description

7.1. Overview

NEH7100 is an energy harvesting PMIC with a wide variety of auxiliary features as shown in the block diagram in Fig. 19.

The converter boosts the input voltage at VIN of the NEH7100 to a level suitable to charge the storage element connected to VBAT. The MPPT block searches for the best configuration of the power converter for the highest output power. The storage element is protected against over charging by OVP circuitry. Similarly, the LVD circuit indicates when the storage element voltage is too low. In case the storage element is empty, the NEH7100 can resume operation via coldstart. As an alternative to energy harvesting, the storage element can also be charged via USB. The integrated LDO connected to VBAT provides a stable, regulated output voltage for the application. The NEH7100 can be configured via hard-code pins and I²C.

7.2. Block diagram



Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

7.3. Feature descriptions

7.3.1. Converter / MPPT

The main converter of the NEH7100 boosts the input voltage, V_{IN} , to the storage element voltage, V_{BAT} . In normal operation, V_{STORE} is internally connected to V_{BAT} . Boosting factor and switching frequency of the converter are dynamically chosen by the MPPT hill-climbing algorithm for the best efficiency. Regularly, the MPPT engine checks whether a better configuration is available. The MPPT procedure is performed once every MPPT interval. The default MPPT interval is 1 second. The MPPT interval can be changed via register 0x05 defining the range from 0.5 to 64 s, see Table 8.

Table 8. MPPT interval, register 0x05 <2:0>

| Bit <2> | Bit <1> | Bit <0> | MPPT interval (s) |
|---------|---------|---------|-------------------|
| 0 | 0 | 0 | 0.5 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 4 |
| 1 | 0 | 0 | 8 |
| 1 | 0 | 1 | 16 |
| 1 | 1 | 0 | 32 |
| 1 | 1 | 1 | 64 |

The MPPT search range for selecting the optimal boosting factor and switching frequency can be reduced. Both the lower and upper search boundaries can be set via I²C. Tightening the search boundaries can help in shortening MPPT search time and therewith (slightly) reducing current consumption. By default the full range is used by the MPPT engine.

The boosting factor (BF) boundaries can be configured via register 0x04.

Table 9. BF_(min), register 0x04 <1:0>

| Bit <1> | Bit <0> | Lower boundary boosting factor range |
|---------|---------|--------------------------------------|
| 0 | 0 | 2x |
| 0 | 1 | 4x |
| 1 | 0 | 8x |
| 1 | 1 | 16x |

Table 10. BF_(max), register *0x04* <5:4>

| Bit <5> | Bit <4> | Upper boundary boosting factor range |
|---------|---------|--------------------------------------|
| 0 | 0 | 2x |
| 0 | 1 | 4x |
| 1 | 0 | 8x |
| 1 | 1 | 16x |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

Similar to limiting boosting factor range, frequency range can also be limited. This is done via register 0x03.

Table 11. Frequency_(min), register 0x03 <2:0>


| Bit <2> | Bit <1> | Bit <0> | Lower boundary frequency range |
|---------|---------|---------|--------------------------------|
| 0 | 0 | 0 | 32 kHz |
| 0 | 0 | 1 | 64 kHz |
| 0 | 1 | 0 | 128 kHz |
| 0 | 1 | 1 | 256 kHz |
| 1 | 0 | 0 | 512 kHz |
| 1 | 0 | 1 | 1.024 MHz |
| 1 | 1 | 0 | 32 kHz |
| 1 | 1 | 1 | 32 kHz |

Table 12. Frequency_(max), register 0x03 <6:4>

| Bit <6> | Bit <5> | Bit <4> | Upper boundary frequency range |
|---------|---------|---------|--------------------------------|
| 0 | 0 | 0 | 32 kHz |
| 0 | 0 | 1 | 64 kHz |
| 0 | 1 | 0 | 128 kHz |
| 0 | 1 | 1 | 256 kHz |
| 1 | 0 | 0 | 512 kHz |
| 1 | 0 | 1 | 1.024 MHz |
| 1 | 1 | 0 | 1.024 MHz |
| 1 | 1 | 1 | 1.024 MHz |

7.3.2. Coldstart

Normally, the NEH7100 operates from the storage element, connected to VBAT. In case the storage element is depleted, the NEH7100 can resume operation via its coldstart feature. The device will collect energy from the harvester to power itself (via C_{STORE}) and subsequently charge the storage element (via V_{BAT}). The coldstart feature of the NEH7100 implements a controlled process, see <u>Fig. 20</u>. It needs a minimum input voltage of 270 mV and a minimum available input power of 12 μ W to get the device running.



At the beginning of the coldstart operation, the coldstart power converter charges C_{STORE} using energy available from V_{IN} . Once the voltage across C_{STORE} reaches 2.9 V (C_{STORE_OK}) at t_1 , the device starts up. At this moment, the coldstart power converter is disabled and the main power converter is enabled. The main power converter starts charging the storage element at V_{BAT} , C_{STORE} is not being charged anymore. Since the main power converter consumes current from C_{STORE} , V_{STORE} starts to go down. At t_2 , when it reaches 2.35 V (C_{STORE_MIN}) the main power converter switches to charging C_{STORE} . This behavior continues to be repeated until V_{BAT} reaches the LVD(Rising) threshold at t_6 , on which V_{BAT} and C_{STORE} are shorted together.

The main power converter continues to charge V_{BAT} until the OVP threshold is reached. If there is no available energy at V_{IN} , the storage element at V_{BAT} and C_{STORE} will be discharged due to the current consumption of the chip and the application. Once V_{BAT} reaches the LVD(Falling) threshold while discharging, V_{BAT} and C_{STORE} are disconnected from each other. The device is still turned on and checking if there is any available power on V_{IN} . In case power is available at V_{IN} the process as indicated between t_1 and t_6 applies. In case no energy is available at V_{IN} , V_{STORE} keeps on lowering. Finally, if V_{STORE} falls below 2 V (PWR_DWN), the device is turned off. As soon as minimum power and voltage are present at V_{IN} , the device will automatically start the sequence at t_0 .

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

7.3.3. USB charging

In addition to obtaining energy via the harvester, the storage element can also be charged via the USB pin. The charger can be configured for a certain current limit, see <u>Table 13</u>. USB charging is automatically enabled when a voltage higher than 4 V is detected on the USB pin. The USB Charger uses CC charging until the OVP limit is reached where the charger changes to CV charging. The nominal USB charging current is equal to 80% of the maximum charging current setting. This is done to ensure that the maximum charging current, due to process and temperature variation, does not exceed the values shown in <u>Table 13</u>.

Table 13. USB charging current, register 0x01 <2:0>

| Bit <2> | Bit <1> | Bit <0> | USB maximum charging current (mA) |
|---------|---------|---------|-----------------------------------|
| 0 | 0 | 0 | 0.5 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 10 |
| 1 | 0 | 0 | 50 |
| 1 | 0 | 1 | 100 |
| 1 | 1 | 0 | 150 |
| 1 | 1 | 1 | 200 |

NEH7100 USB charging current is defaulted during start up to assume the HC pin configuration. The charging current level is applied according to Table 19.

7.3.4. Application LDO

To provide the required voltage to the application, an LDO is integrated. The LDO can be enabled and disabled using the LDOEN pin. The LDO output voltage can be set via register 0x01 over the range of 1.2 V to 3.6 V, see <u>Table 14</u> as well as <u>Section 7.3.7</u>.

The LDO is supplied from VBAT and can deliver 200 mA with a dropout voltage below 300 mV. Optimal closed-loop stability requires the LDO capacitor value to be $47 \, \mu F$. The capacitor should be placed as close a possible to the VLDO pin.

Table 14. LDO output, register 0x01 <5:3>

| Bit <5> | Bit <4> | Bit <3> | LDO output (V) |
|---------|---------|---------|----------------|
| 0 | 0 | 0 | 1.2 |
| 0 | 0 | 1 | 1.5 |
| 0 | 1 | 0 | 1.8 |
| 0 | 1 | 1 | 2.0 |
| 1 | 0 | 0 | 2.4 |
| 1 | 0 | 1 | 3.0 |
| 1 | 1 | 0 | 3.3 |
| 1 | 1 | 1 | 3.6 |

The LDO has a bypass mode to connect the VLDO pin to V_{BAT} . In this case V_{VLDO} will follow V_{BAT} instead of regulating to the set voltage. There is also a control option on how the LDO is disabled. It can be either automatically disabled when the internal BATOK flag drops to 0, which happens when V_{BAT} drops below the LVD threshold, or disabled only when the LDOEN pin voltage is set to 0 V. The bypass and LDO control can both be configured through register 0x01

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

Table 15. LDO Bypass, register 0x01 <7>

| Bit <7> | LDO Bypass |
|---------|---|
| 0 | Normal mode: Operating as LDO |
| 1 | Bypass mode: LDO acts as a switch. V_{VLDO} will follow V_{BAT} when the LDO is enabled |

Table 16. LDO Control, register 0x01 <6>

| Bit <6> | LDO CTRL |
|---------|---|
| 0 | The LDO is enabled by the LDOEN pin. The LDO is disabled either by the LDOEN pin or the internal VBATOK flag. |
| 1 | LDO is enabled and disabled by the LDOEN pin setting |

7.3.5. Storage element over-voltage protection (OVP)

V_{BAT} of NEH7100 is actively limited to a programmable voltage level to protect the storage element against over-charging. The level should be chosen such that it is close to, but below the allowed maximum charge voltage as specified in the storage element data sheet. This over-voltage protection applies for both charging via energy harvesting and charging via USB port. The OVP level can be set via register 0x00, see <u>Table 17</u> as well as <u>Section 7.3.7</u>.

Table 17. Over-voltage protection levels, register 0x00 <3:0>

| Bit <3> | Bit <2> | Bit <1> | Bit <0> | Limit voltage (V) |
|---------|---------|---------|---------|-------------------|
| 0 | 0 | 0 | 0 | 2.7 |
| 0 | 0 | 0 | 1 | 2.9 |
| 0 | 0 | 1 | 0 | 3.1 |
| 0 | 0 | 1 | 1 | 3.3 |
| 0 | 1 | 0 | 0 | 3.4 |
| 0 | 1 | 0 | 1 | 3.5 |
| 0 | 1 | 1 | 0 | 3.6 |
| 0 | 1 | 1 | 1 | 3.7 |
| 1 | 0 | 0 | 0 | 3.8 |
| 1 | 0 | 0 | 1 | 3.9 |
| 1 | 0 | 1 | 0 | 4.0 |
| 1 | 0 | 1 | 1 | 4.1 |
| 1 | 1 | 0 | 0 | 4.2 |
| 1 | 1 | 0 | 1 | 4.3 |
| 1 | 1 | 1 | 0 | 4.4 |
| 1 | 1 | 1 | 1 | 4.5 |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

7.3.6. Low voltage detection (LVD)

NEH7100 measures the storage element voltage to detect a too low voltage. The LVD threshold voltage can be set via register 0x00, see <u>Table 18</u> as well as <u>Section 7.3.7</u>. If the storage element voltage is below the LVD threshold voltage, VBATOK is low. The LVD rising threshold voltage is LVD falling threshold voltage plus 150 mV. When V_{BAT} rises above the LVD rising threshold, the VBATOK pin voltage rises to V_{BAT} .

Table 18. Low-voltage detection levels, (falling storage element voltage) register 0x00 <7:4>

| Bit <7> | Bit <6> | Bit <5> | Bit <4> | LVD (V) |
|---------|---------|---------|---------|---------|
| 0 | 0 | 0 | 0 | 2.2 |
| 0 | 0 | 0 | 1 | 2.3 |
| 0 | 0 | 1 | 0 | 2.4 |
| 0 | 0 | 1 | 1 | 2.5 |
| 0 | 1 | 0 | 0 | 2.6 |
| 0 | 1 | 0 | 1 | 2.7 |
| 0 | 1 | 1 | 0 | 2.8 |
| 0 | 1 | 1 | 1 | 2.9 |
| 1 | 0 | 0 | 0 | 3.0 |
| 1 | 0 | 0 | 1 | 3.1 |
| 1 | 0 | 1 | 0 | 3.2 |
| 1 | 0 | 1 | 1 | 3.3 |
| 1 | 1 | 0 | 0 | 3.4 |
| 1 | 1 | 0 | 1 | 3.5 |
| 1 | 1 | 1 | 0 | 3.6 |
| 1 | 1 | 1 | 1 | 3.7 |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

7.3.7. Hard-code settings and I²C

The NEH7100 can be configured in two ways: by hard-code settings pins HC0 to HC4 or via I^2C programming. The hard-code settings enable easy configuration of the few most important parameters, while the I^2C provide a wide range of configurable parameters. The hard-code settings are interpreted at the moment of power-up, V_{STORE} reaching C_{STORE_OK} level of the device, and are not read again until the next power cycle. The HC input should be either connected to a logic "0" (GND) or "1" (V_{STORE}). It is required to use V_{STORE} , rather than VBAT, as a logic "1" or "HIGH" reference to guarantee correct HC settings during coldstart operation. The hard-code configuration options can be found in Table 19. An I^2C controller can communicate to NEH7100 using SDA and SCL pins on address 0x3C. Communication to the NEH7100 via I^2C is based upon a register map table, see Table 24.

Table 19. Hard-code settings

| HC4 | HC3 | HC2 | HC1 | HC0 | OVP (V) | LVD (V) | LDO (V) | OCP (mA) |
|-----|-----|-----|-----|-----|---------|---------|---------|----------|
| 0 | 0 | 0 | 0 | 0 | | 3.5 | 3.3 | |
| 0 | 0 | 0 | 0 | 1 | - | 3.2 | 3.0 | - |
| 0 | 0 | 0 | 1 | 0 | - | 2.6 | 2.4 | - |
| 0 | 0 | 0 | 1 | 1 | 4.0 | | 2.0 | 200 |
| 0 | 0 | 1 | 0 | 0 | 4.2 | | 1.8 | |
| 0 | 0 | 1 | 0 | 1 | | 2.2 | 1.5 | |
| 0 | 0 | 1 | 1 | 0 | | | 1.2 | - |
| 0 | 0 | 1 | 1 | 1 | | | By-pass | |
| | | | | | | | 1 | |
| 0 | 1 | 0 | 0 | 0 | | 2.5 | 2.2 | 100 |
| 0 | 1 | 0 | 0 | 1 | | 3.5 | 3.3 | 50 |
| 0 | 1 | 0 | 1 | 0 | | | 3.0 | |
| 0 | 1 | 0 | 1 | 1 | | | 2.4 | 100 |
| 0 | 1 | 1 | 0 | 0 | | | 2.0 | 100 |
| 0 | 1 | 1 | 0 | 1 | 4.0 | | 1.0 | |
| 0 | 1 | 1 | 1 | 0 | | 3.3 | 3.3 | 50 |
| 0 | 1 | 1 | 1 | 1 | | | 1.5 | 100 |
| 1 | 0 | 0 | 0 | 0 | | | 1.2 | 100 |
| 1 | 0 | 0 | 0 | 1 | | | 1.2 | 10 |
| 1 | 0 | 0 | 1 | 0 | | | By-pass | 100 |
| | | | | | | | | |
| 1 | 0 | 0 | 1 | 1 | | 2.6 | 2.4 | 150 |
| 1 | 0 | 1 | 0 | 0 | | | 2.0 | 130 |
| 1 | 0 | 1 | 0 | 1 | | | 1.8 | 200 |
| 1 | 0 | 1 | 1 | 0 | 3.5 | | 1.0 | 150 |
| 1 | 0 | 1 | 1 | 1 | 0.0 | 2.5 | 1.5 | 200 |
| 1 | 1 | 0 | 0 | 0 | | | 1.0 | |
| 1 | 1 | 0 | 0 | 1 | | | 1.2 | 150 |
| 1 | 1 | 0 | 1 | 0 | | | By-pass | |
| | | | | | | | | |
| 1 | 1 | 0 | 1 | 1 | | | 2.0 | |
| 1 | 1 | 1 | 0 | 0 | | | 1.8 |] |
| 1 | 1 | 1 | 0 | 1 | 3.1 | 2.2 | 1.5 | 2 |
| 1 | 1 | 1 | 1 | 0 | | | 1.2 |] |
| 1 | 1 | 1 | 1 | 1 | | | By-pass | |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

8. Application and implementation

8.1. Typical application

A typical PV-cell application is shown in Fig. 21. Table 20 lists the Bill of Materials.




Table 20. Bill of Materials

| Quantity | Reference designator | Value | Description | Manufacturer Part Number |
|----------|-------------------------|-------------------|---|--------------------------|
| 1 | U1 | NEH7100 | Energy Harvesting PMIC | NEH7100 |
| 4 | C1, C6, C7, C8 | 0.1 µF ±10% 10 V | ceramic capacitor X5R 0402 (1005 Metric) | GRM155R61A104KA01J |
| 3 | C2, C9, C10 | 47 μF ±20% 6.3 V | ceramic Capacitor X5R 0603 (1608 Metric) | GRM188R60J476ME15D |
| 2 | C3, C4 | 1 μF ±20% 10 V | ceramic capacitor X5R 0402 (1005 Metric) | GRM153R61A105ME95D |
| 1 | C5 | 0.47 μF ±10% 10 V | ceramic capacitor X5R 0402 (1005 Metric) | GRM155R61A474KE15D |
| 1 | PV-Cell | - | PV-cell with V _{OC} = 2.4 V | - |
| 1 | rechargeable battery | - | 3.7 V battery | - |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C


8.2. Optimizing application, reducing number of capacitors

The NEH7100 is capable of boosting the input voltage by 2, 4, 8 or 16 times to V_{BAT} . Depending on the used harvester and storage element, not all boosting factors might be needed. In this case one or more boosting factors can be bypassed. The associated capacitor(s) can be removed resulting in a reduced bill-of-material (BOM) and thus cost saving.

For best overall performance, the harvester's maximum-power-point voltage, V_{MPP} , should fit within the configured input voltage range. Fig. 22 depicts the overall efficiency versus the harvester's V_{MPP} given $V_{BAT} = 3.7$ V. In case a harvester is not likely to operate in a part of the input voltage range, the input range might be reduced by excluding boosting factors. The maximum-power-point voltage is a characteristic of a harvester and varies based on environmental conditions such as light intensity and temperature. The V_{MPP} of a harvester is not always explicitly mentioned in its datasheet. For PV-cells, a good indicator for V_{MPP} is the open-circuit voltage (V_{OC}) parameter. The relation between V_{OC} and V_{MPP} :

$$V_{MPP} = 0.7 \dots 0.9 \cdot V_{OC}$$

The typical MPP ratio (V_{MPP}/V_{OC}) of a PV-cell is 0.8.



<u>Table 21</u> provides the overview of V_{MPP} range for each boosting factor combination. The overall efficiency is not affected by reducing boosting factors if the harvester's V_{MPP} fits within the configured voltage range. The recommended V_{OC} range assumes a MPP ratio of 0.8

Table 21. V_{MPP} range for boosting factor combinations, V_{BAT} = 3.7 V

| Available Boosting Factors | V _{MPP} (V) | V _{oc} (V) |
|-------------------------------|----------------------|---------------------|
| 2, 4, 8, 16 | 0.15 to 3 | 0.19 to 3.75 |
| 2, 4, 8 | 0.3 to 3 | 0.38 to 3.75 |
| 2, 4 | 0.63 to 3 | 0.78 to 3.75 |
| 2 | 1.25 to 3 | 1.56 to 3.75 |

Fig. 23 to Fig. 26 show the four related configurations with different number of boosting factors enabled.

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C




Table 22 summarizes which capacitors can be omitted. For the reduced boosting factor configurations, a connection should be made between the input (VIN) and a particular flying-capacitor input pin.

Table 22. Configuration for reduced boosting factors

| Available Boosting Factors | Capacitor(s) removed | Connection from VIN to |
|-------------------------------|----------------------|------------------------|
| 2, 4, 8, 16 | - | - |
| 2, 4, 8 | C3 | CFLY1A |
| 2, 4 | C3, C4 | CFLY2A |
| 2 | C3, C4, C5, C7 | CDC |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C


8.3. Harvesting efficiency

The overall efficiency (Eff) of the NEH7100 in combination with a harvester comprises two components (see Fig. 27):

- 1) Eff_{converter} The efficiency of the power converter in the NEH7100
- 2) $\mathsf{Eff}_{\mathsf{match}}$ The matching efficiency between the NEH7100 and the harvester

The total efficiency can be described as:

$$Eff = Eff_{converter} \cdot Eff_{match}$$



8.3.1. Power converter efficiency

In practice, a power converter has losses from input power (P_{IN}) to output power (P_{OUT}). The ratio of the output power and input power is typically referred to as the power-converter efficiency:

$$Eff_{converter} = \frac{P_{OUT}}{P_{IN}} \cdot 100 \%$$

For common inductive and capacitive power converters this efficiency is in the range of 80 % to 95 %. Several characteristics can have an impact on this efficiency, such as: ratio of the output voltage and input voltage, quality and size of the converter capacitors. In its targeted power range the converter efficiency of the NEH7100 is about 94 %.

8.3.2. Matching efficiency

In general, power transfer between components is optimized by matching the receiving input impedance with the transmitting output impedance. In a harvesting system it is also important to transfer power from harvester to the power converter in the most efficient manner to minimize loss of harvested energy. How optimal the power transfer between harvester and power converter is, can be expressed by matching efficiency.

The matching efficiency is defined as:

$$Eff_{match} = \frac{P_{IN}}{P_{available}} \cdot 100 \%$$

Where P_{IN} is the actual power at the input of the power converter and $P_{available}$ is the maximum power that can be achieved at the input (which is at 100% matching).

From the graphs in Section 6.6, (Fig. 6 to Fig. 12), it can be seen that the matching efficiency as part of the overall efficiency has a dependency on the ratio of V_{MPP} and V_{BAT} . The V_{BAT} relation can be understood from the perspective that the capacitive power converter has a given boost factor between input and output:

$$V_{IN} = \frac{V_{BAT}}{boosting factor}$$

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

Where the boosting factor of the NEH7100 can be 2, 4, 8 or 16. The maximum power-point voltage (V_{MPP}) is the voltage on the power converter's input where most power is delivered by the harvester.

Thus, for optimal matching efficiency a harvester should be chosen with a V_{MPP} close to V_{BAT} / boosting factor. Since the efficiency of the PMIC is highest at the lowest boosting factor, this is the preferred boosting factor. In case the optimum PV cell is not available, the impact on the overall efficiency is limited, i.e. up to about 10 %, see <u>Fig. 12</u>. This limited efficiency impact is as a result of the MPPT algorithm that can change more configuration parameters of the power converter than only the boosting factor.

8.4. Charge current measurement

For determining the best possible power converter configuration, the NEH7100 has an integrated current measurement. The measurement engine can be used to estimate the charging current to the storage element.

The current is measured across a sense resistor. There are four possible sense resistors. Each sense resistor is dedicated for a certain current range. Depending on the current, a sense resistor is dynamically chosen. Which current range is applied for the measurement can be read from the I_RANGE register 0x09. After every MPPT optimization cycle, a new value is written in I_MEASURE register 0x0A. The register value needs to be converted into a charge current.

Table 23. Calculating charge current

| I_RANGE 0x09<1:0> | I _{BAT} (A) |
|----------------------|----------------------------|
| 00 | 70.6 nA * I_MEASURE (0x0A) |
| 01 | 478 nA * I_MEASURE (0x0A) |
| 10 | 4.71 μA * I_MEASURE (0x0A) |
| 11 | 67.5 μA * I_MEASURE (0x0A) |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

9. Register map

Table 24. Register map

| Address (HEX) | Bits | Field name | Description (Bold face values are reset values) | READ WRITE | Power ON value (HEX |
|------------------|------|------------|---|---------------|---------------------------|
| | | | falling low-voltage detection level (V) | | set by hard- code pins |
| | | | 0000: 2.2 | | |
| | | | 0001: 2.3 | | |
| | | | 0010: 2.4 | | |
| | | | 0011: 2.5 | | |
| | | | 0100: 2.6 | | |
| | | | 0101: 2.7 | | |
| | | | 0110: 2.8 | | |
| | 7:4 | LVD | 0111: 2.9 | | |
| | | | 1000: 3.0 | | |
| | | | 1001: 3.1 | | |
| | | | 1010: 3.2 | | |
| | | | 1011: 3.3 | | |
| | | | 1100: 3.4 | | |
| | | | 1101: 3.5 | | |
| | | | 1110: 3.6 | | |
| 0x00 | | | 1111: 3.7 | R/W | |
| UXUU | | | over-voltage protection level (V) | F/VV | |
| | | | 0000: 2.7 | | |
| | | | 0001: 2.9 | | |
| | | | 0010: 3.1 | | |
| | | | 0011: 3.3 | | |
| | | | 0100: 3.4 | | |
| | | | 0101: 3.5 | | |
| | | | 0110: 3.6 | | |
| 3:0 | 3:0 | OVP | 0111: 3.7 | | |
| | | | 1000: 3.8 | | |
| | | | 1001: 3.9 | | |
| | | | 1010: 4.0 | | |
| | | | 1011: 4.1 | | |
| | | | 1100: 4.2 | | |
| | | | 1101: 4.3 | | |
| | | | 1110: 4.4 | | |
| | | | 1111: 4.5 | | |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

| Address (HEX) | Bits | Field name | Description (Bold face values are reset values) | READ WRITE | Power ON value (HEX) |
|------------------|------|--------------------------|---|---------------|---------------------------|
| | | | mode control of the LDO when LDOEN is high. | | |
| | 7 | LDO_BP | 0: Normal mode: Operating as LDO | | set by hard- code pins |
| | | | 1: Bypass mode: LDO acts as a switch. V_{LDO} will follow V_{BAT} | | |
| | | | Sets how LDO responds on VBATOK = 0 | | |
| | 6 | LDO_CTRL | 0: LDO automatically disables on VBATOK = 0, even if LDOEN is high | | |
| | | | 1: LDO acts based on LDOEN setting | | |
| | | | LDO output voltage (V) | | |
| | | VLDO | 000: 1.2 | R/W | |
| | | | 001: 1.5 | | |
| | 5:3 | | 010: 1.8 | | |
| | | | 011: 2.0 | | |
| 0x01 | | | 100: 2.4 | | |
| | | | 101: 3.0 | | |
| | | | 110: 3.3 | | |
| | | | 111: 3.6 | | |
| | | | maximum storage element charging current (mA) via USB | | |
| | | | 000: 0.5 | | |
| | | 2:0 I _{USB_max} | 001: 1 | | |
| | | | 010: 2 | | |
| | 2:0 | | 011: 10 | | |
| | | | 100: 50 | | |
| | | | 101: 100 | | |
| | | | 110: 150 | | |
| | | | 111: 200 | | |
| 0x02 | 7:0 | Reserved | reserved | R/W | - |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C


| Address (HEX) | Bits | Field name | Description (Bold face values are reset values) | READ WRITE | Power ON value (HEX) |
|------------------|-----------------------|--------------------|---|---------------|----------------------|
| | 7 | Reserved | reserved | | |
| | | | PC upper boundary frequency range | | |
| | | | 000: 32 kHz | | |
| | | f _(max) | 001: 64 Hz | | |
| | 6:4 | | 010: 128 kHz | | |
| | 0.4 | | 011: 256 kHz | | |
| | | | 100: 512 kHz | | |
| | | | 101: 1.024 MHz | | |
| 0x03 | | | 110 and 111: 1.024 MHz | R/W | 70 |
| UXUS | 3 | Reserved | reserved | FK/VV | 70 |
| | | | PC lower boundary frequency range | | |
| | | | 000: 32 kHz | | |
| | | | 001: 64 kHz | | |
| | 2:0 | f | 010: 128 kHz | | |
| | 2.0 | $f_{(min)}$ | 011: 256 kHz | | |
| | | | 100: 512 kHz | | |
| | | | 101: 1.024 MHz | | |
| | | | 110 and 111: 32 kHz | | |
| | 7:6 | Reserved | reserved | | 30 |
| | | | upper boundary boosting factor range | | |
| | 5.4 | BF _{MAX} | 00: 2x | | |
| | | | 01: 4x | | |
| | | | 10: 8x | | |
| 0x04 | | | 11: 16x | R/W | |
| UXU4 | 3:2 | Reserved | reserved | FK/VV | 30 |
| | | | lower boundary boosting factor range | | |
| | | | 00: 2x | | |
| | 1:0 BF _{MIN} | 01: 4x | | | |
| | | | 10: 8x | | |
| | | | 11: 16x | | |
| | 7:3 | Reserved | reserved | | |
| | | | MPPT interval | | |
| | | | 000: 0.5 s | | |
| | | | 001: 1 s | | |
| 0x05 2: | | | 010: 2 s | DAM | 04 |
| | 2:0 | MPPT interval | 011: 4 s | R/W | 01 |
| | | | 100: 8 s | | |
| | | | 101: 16 s | | |
| | | | 110: 32s | | |
| | | | 111: 64 s | | |
| 0x06 | 7:0 | Reserved | reserved | R/W | - |
| 0.07 | 7.0 | 01: 15 | product ID and version | | |
| 0x07 | 7:0 | Chip_ID | Chip_ID = '0x15' | R | - |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

| Address (HEX) | Bits | Field name | Description (Bold face values are reset values) | READ WRITE | Power ON value (HEX) |
|------------------|------|------------|--|---------------|----------------------|
| | 7:5 | Reserved | reserved | | |
| | | | OVP flag (active high) | | |
| | 4 | OVP_OUT | 0: V _{BAT} is below OVP threshold | | |
| | | | 1: V _{BAT} is above OVP threshold | | |
| | | | LVD flag (active high) | | |
| | 3 | LVD_OUT | 0: V _{BAT} is above LVD threshold | | |
| | | | 1: V _{BAT} is below LVD threshold | | |
| | | | shutdown flag (active high) | | |
| | | | 0: Harvesting mode, sufficient harvesting | | |
| 0x08 | 2 | 2 SDF | 1: Device will be in low-power consumption mode, (too) low battery harvesting current measured. When current increases, harvesting will resume. | R | - |
| | 1 | 1 OCF | overcurrent flag (active high) | | |
| | | | 0: I _{BAT} is below OCP level as specified in <u>Table</u> 19 | | |
| | | | 1: I _{BAT} is above OCP level as specified in <u>Table</u> 19 | | |
| | | | Chip OK Flag – (active high) | | |
| | 0 | Chip_OK | 0: cold start not done | | |
| | _ | 1_1 | 1: cold start done, main converter on and internal blocks started | | |
| 0x09 | 7:2 | Reserved | reserved | R | _ |
| 0.03 | 1:0 | I_RANGE | MPPT engine latest selected current range | IX | _ |
| 0x0A | 7:0 | I_MEASURED | MPPT engine latest current measurement. The formula for I _{BAT} current depends on the used I_RANGE (register 0x09<1:0>) for the measurement. | R | - |
| | | | I _{BAT} = I_MEASURED * 70.6 nA (I_RANGE 00) | | |
| | | | I _{BAT} = I_MEASURED * 478 nA (I_RANGE 01) | | |
| | | | I _{BAT} = I_MEASURED * 4.71 μA (I_RANGE 10) | | |
| | | | $I_{BAT} = I_MEASURED * 67.5 \mu A (I_RANGE 11)$ | | |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

10. Package outline



Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

11. Revision history

Table 25. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|-------------|--------------|--------------------|---------------|------------|
| NEH7100 v.1 | 20241217 | Product data sheet | - | - |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

12. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NEH7100

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

List of Tables

| Table 1. Ordering information | 2 |
|---|----|
| Table 2. Pinning description | 3 |
| Table 3. Absolute maximum ratings | 4 |
| Table 4. ESD ratings | 4 |
| Table 5. Recommended operating conditions | 4 |
| Table 6. Thermal characteristics | 4 |
| Table 7. Electrical characteristics | 5 |
| Table 8. MPPT interval, register 0x05 <2:0> | 12 |
| Table 9. BF(min), register 0x04 <1:0> | 12 |
| Table 10. BF(max), register 0x04 <5:4> | 12 |
| Table 11. Frequency(min), register 0x03 <2:0> | 13 |
| Table 12. Frequency(max), register 0x03 <6:4> | 13 |
| Table 13. USB charging current, register 0x01 <2:0> | 14 |
| Table 14. LDO output, register 0x01 <5:3> | 14 |
| Table 15. LDO Bypass, register 0x01 <7> | 15 |
| Table 16. LDO Control, register 0x01 <6> | 15 |
| Table 17. Over-voltage protection levels, register 0x00 <3:0> | 15 |
| Table 18. Low-voltage detection levels, (falling storage element voltage) register 0x00 <7:4> | 16 |
| Table 19. Hard-code settings | 17 |
| Table 20. Bill of Materials | 18 |
| Table 21. VMPP range for boosting factor combinations, VBAT = 3.7 V | 19 |
| Table 22. Configuration for reduced boosting factors | 20 |
| Table 23. Calculating charge current | 22 |
| Table 24. Register map | 23 |
| Table 25. Revision history | 28 |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

List of Figures

| Fig. 1. NEH7100 typical solar energy harvesting system | 1 |
|---|------|
| Fig. 2. SOT8080-1 (HVQFN28) 4 mm x 4 mm package | 2 |
| Fig. 3. Quiescent current vs. VBAT over temperature, LDO disabled | 8 |
| Fig. 4. Quiescent current vs. VBAT over temperature, LDO enabled | 8 |
| Fig. 5. Disable current vs. VBAT over temperature | 8 |
| Fig. 6. Efficiency versus Pav over boosting factors | 8 |
| Fig. 7. Efficiency vs. Pav over VBAT, VIN = VMPP | 8 |
| Fig. 8. Efficiency vs. Pav over temperature, VMPP = 2 V. | 8 |
| Fig. 9. Efficiency vs. Pav over temperature, VMPP = 1 V. | 9 |
| Fig. 10. Efficiency vs. Pav over temperature, VMPP = 0.5 V | 9 |
| Fig. 11. Efficiency vs. Pav over temperature, VMPP = 0.25 V | 9 |
| Fig. 12. Efficiency vs. VMPP over VBAT | 9 |
| Fig. 13. VLDO vs. VBAT over LDO set voltages | 9 |
| Fig. 14. LDO inaccuracy vs. VBAT over LDO set voltages. | 9 |
| Fig. 15. LDO inaccuracy vs. ILDO over LDO set voltages. | 10 |
| Fig. 16. LDO inaccuracy vs. temperature over LDO set | |
| voltages | |
| Fig. 17. LDO load transient vs. time | |
| Fig. 18. LDO dropout voltage vs. ILDO over temperature | |
| Fig. 19. NEH7100 functional diagram | |
| Fig. 20. Coldstart sequence | |
| Fig. 21. Typical PV-Cell application | |
| Fig. 22. Reduced Boosting factors | |
| Fig. 23. Boosting factors: 2, 4, 8, 16 | |
| Fig. 24. Boosting factors: 2, 4, 8 | |
| Fig. 25. Boosting factors: 2, 4 | 20 |
| Fig. 26. Boosting factor: 2 | |
| Fig. 27. Matching and converter efficiency | . 21 |
| Fig. 28. Package outline SOT8080-1 (HVQFN28) | . 27 |

Inductorless energy harvesting PMIC with battery protection, LDO, USB charging and I²C

Contents

| 1. General description | 1 |
|--|----|
| 2. Features and benefits | 1 |
| 3. Applications | 1 |
| 4. Ordering information | 2 |
| 5. Pinning information | 2 |
| 5.1. Pinning configuration | 2 |
| 5.2. Pinning description | 3 |
| 6. Specifications | 4 |
| 6.1. Absolute maximum ratings | 4 |
| 6.2. ESD ratings | 4 |
| 6.3. Recommended operating conditions | 4 |
| 6.4. Thermal information | 4 |
| 6.5. Electrical characteristics | 5 |
| 6.6. Typical characteristics | 8 |
| 7. Detailed description | 11 |
| 7.1. Overview | 11 |
| 7.2. Block diagram | 11 |
| 7.3. Feature descriptions | 12 |
| 7.3.1. Converter / MPPT | 12 |
| 7.3.2. Coldstart | 13 |
| 7.3.3. USB charging | 14 |
| 7.3.4. Application LDO | 14 |
| 7.3.5. Storage element over-voltage protection (OVP) | 15 |
| 7.3.6. Low voltage detection (LVD) | 16 |
| 7.3.7. Hard-code settings and I ² C | 17 |
| 8. Application and implementation | |
| 8.1. Typical application | 18 |
| 8.2. Optimizing application, reducing number of capacitors | 10 |
| 8.3. Harvesting efficiency | |
| 8.3.1. Power converter efficiency | |
| 8.3.2. Matching efficiency | |
| 8.4. Charge current measurement | |
| 9. Register map | |
| 9. Register map | |
| 11. Revision history | |
| 11. Revision history | |
| 12. Legal IIIIOIIIIauoII | 29 |
| | |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 17 December 2024

[©] Nexperia B.V. 2024. All rights reserved